Gate array - PDFSEARCH.IO - Document Search Engine

Gate array
Results: 1402

#	Item
651	Electron beam collimation with a[removed]tip metallic double-gate field emitter array and in-situ control of nanotip sharpness distribution P. Helfenstein, V. A. Guzenko, H.-W. Fink, and S. Tsujino Citation: J. Appl. Phys. Add to Reading List Source URL: www.psi.ch Language: English - Date: 2014-12-10 18:20:41 Field emitter array Field electron emission Electron beam Work function Electron Free-electron laser Physics Electromagnetism Vacuum tubes
652	NeuFlow: Dataflow Vision Processing System-on-a-Chip Phi-Hung Pham∗ , Darko Jelaca∗ , Clement Farabet† , Berin Martini∗ , Yann LeCun† and Eugenio Culurciello∗ ∗ Purdue University, West Lafayette, Indiana Add to Reading List Source URL: yann.lecun.com Language: English - Date: 2012-05-23 14:15:19 Digital electronics Cell Direct memory access System on a chip Field-programmable gate array Embedded system Parallel computing Reconfigurable computing Electronic engineering Computer hardware Computer architecture
653	Class Schedule by Location Important Notice: 1. Class Schedule list below is as of Feb 12, [removed]Class dates are subject to change due to low enrollment. Please contact your local training representative if you have a Add to Reading List Source URL: www.xilinx.com Language: English - Date: 2015-02-15 08:00:08 Fabless semiconductor companies Digital electronics Reconfigurable computing Xilinx Field-programmable gate array CPU design Application-specific integrated circuit Microprocessor Electronic engineering Electronics Computer hardware
654	Uniform Execution Environment for Dynamic Reconfiguration T. Bapty, J. Scott, S. Neema, and J. Sztipanovits Vanderbilt University / Institute for Software Integrated Systems Department of Electrical and Computer Engineer Add to Reading List Source URL: www.isis.vanderbilt.edu Language: English - Date: 2008-06-18 14:29:50 Central processing unit Ring Field-programmable gate array Kernel Operating system Server Embedded system Reconfigurable computing Algorithm Computing System software Computer architecture
655	Microsoft Word - speedup10.doc Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2008-04-27 18:18:38 Digital electronics Electrical circuits Electronic design And-inverter graph Field-programmable gate array Static timing analysis Logic synthesis Propagation delay Retiming Electronic engineering Electronic design automation Formal methods
656	SEMINAR SEMINAR DISTINGUISHED LECTURE WEDNESDAY OCTOBER 24, Add to Reading List Source URL: www.ece.cmu.edu Language: English - Date: 2012-10-03 11:22:11 Electronics Parallel computing Reconfigurable computing Field-programmable gate array Multi-core processor Array Computing with Memory Electronic engineering Computing Computer architecture
657	Efficient FPGA Mapping using Priority Cuts Sungmin Cho Satrajit Chatterjee Alan Mishchenko Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2007-03-13 15:19:16 Electronic design automation Field-programmable gate array Formal methods Electronic design Logic synthesis Combinational logic Retiming Application-specific integrated circuit Lookup table Electronic engineering Electronics Digital electronics
658	Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs Joachim Pistorius, Mike Hutton Altera Corp. 101 Innovation Drive San Jose, CA 95134 {jpistori,mhutton}@altera.com Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2007-04-20 22:36:42 Logic synthesis Physical design Register-transfer level Altera Quartus Place and route Application-specific integrated circuit Integrated circuit design Digital electronics Semiconductor intellectual property core Electronic engineering Electronic design automation Field-programmable gate array
659	Generating Efficient Libraries for use in FPGA Resynthesis Algorithms Andrew Kennings Alan Mishchenko Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2010-03-10 22:06:40 Digital electronics Boolean algebra Arrays Computer performance Lookup table Field-programmable gate array Truth table Programmable logic device Function Mathematics Electronic engineering Computing
660	Microsoft Word - power18.doc Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2009-07-10 18:57:40 Electronic design Integrated circuits And-inverter graph Field-programmable gate array Logic synthesis Logic gate Sequential logic Power optimization CMOS Electronic engineering Electronic design automation Digital electronics

UPDATE